

LISTING OF THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) A system for providing a temporarily modified output, comprising:
 - a waveform control that provides a control output that temporarily adjusts to an intermediate level during a transition between normal high and low levels during a first operating mode, the waveform control provides the control output to transition periodically between the high and low levels during a second operating mode; and
 - a delay network that controls the waveform control to provide the output at the intermediate level for a duration during the first operating mode.
2. (Original) The system of claim 1, further comprising a driver that provides an output signal based on the control output provided by the waveform control, the output signal transitions between associated high and low levels during the second operating mode, and transitions to an intermediate level for the duration during the first operating mode.
3. (Original) The system of claim 2, the waveform control further comprising at least one component coupled to temporarily diode connect a transistor device of the driver to enable the driver to provide the output signal at the intermediate level for the duration of the first operating mode.
4. (Original) The system of claim 3, the waveform control further comprising a logic network that controls operation of the at least one component based at least in part on a delayed signal provided by the delay network.
5. (Original) The system of claim 2, the driver further comprising at least first and second inputs, the control output provided by the waveform control further comprising a first control output that is provided to the first input of the driver and a second control output that is provided to the second input of the driver.

6. (Original) The system of claim 5, the output signal self-biases to the intermediate level during the first operating mode based on relative characteristics of at least some devices that form the driver.

7. (Currently Amended) The system of claim 6, the devices that form the driver comprising at least one transistor of a first type associated with the first input of the driver and at least one transistor of a second type associated with the second input of the driver, the relative characteristics corresponding to the relative strengths of the at least one transistor of the first type and the at least one transistor of the second type.

8. (Original) The system of claim 5, the waveform control couples the first and second inputs of the driver together except for the duration during the first operating mode, the waveform control provides the first and second control outputs to the driver at associated intermediate levels between respective normal high and low levels for the duration during the first operating mode.

9. (Original) The system of claim 8, the waveform control further comprising circuitry coupled to temporarily diode connect a device of the driver such that at least a portion of the circuitry of the waveform control and the driver component cooperate to define a circuit arrangement that causes the driver to provide the output signal at the intermediate level for the duration of the first operating mode.

10. (Original) The system of claim 2, further comprising a precharge device that charges an associated node based on the output signal provided by the driver, the precharge device partially conducts based on the intermediate level of the output signal during the first operating mode, thereby operating as a supplemental keeper to precharge the associated node.

11. (Original) The system of claim 10, the output signal biases the precharge device at the intermediate level, which self biases according to a relative strength of at least some devices that form the driver, the relative strength of the at least some devices being related to process variations in the devices in the driver.

12. (Currently Amended) A clock generator comprising the system of claim 1, the clock generator further comprising:

a predriver coupled to control the system of claim 1; and

a driver that provides an output clock signal based on the ~~at least one~~ control output.

13. (Original) An integrated circuit comprising:

the clock generator of claim 12; and

at least one associated circuit driven by the output clock signal provided by the driver of the clock generator.

14. (Original) The integrated circuit of claim 13, each of the at least one associated circuits further comprising a precharge device that provides a charge at an associated node based on the output signal.

15. (Original) The integrated circuit of claim 13, each of the at least one circuits comprising a domino logic circuit that includes the precharge device, the first operating mode corresponds to a noise reduction mode, such that the control output at the intermediate level facilitates evaluation of the at least one circuit during the noise reduction mode.

16. (Original) A clock generator comprising:

a driver that provides an output clock signal based on at least one control signal;

and

a waveform controller that provides the at least one control signal having a first waveform characteristic during a first operating mode to control the driver to provide the output clock signal having normally high and low levels, the waveform controller provides the at least one control signal having a second waveform characteristic during a second operating mode to control the driver to temporarily provide the output signal at an intermediate level between the normally high and low levels.

17. (Original) The clock generator of claim 16, the waveform controller further comprising at least one device that temporarily diode connects a device of the driver to enable the driver to provide the output clock signal at the intermediate level during the second operating mode.

18. (Original) The clock generator of claim 17, further comprising a network coupled to control the at least one device to implement the temporary diode connection based at least in part on a feedback signal that varies according to a delay implemented by the waveform controller.

19. (Original) The clock generator of claim 16, the driver further comprising at least first and second inputs, the at least one control signal provided by the waveform controller further comprising a first control signal that is provided to the first input of the driver and a second control signal that is provided to the second input of the driver, the first and second control signals having substantially identical waveforms during the first operating mode so that the output clock signal transitions between the normally high and low levels, the waveform controller provides the first and second control signals to the driver as waveforms having respective intermediate levels so that the driver temporarily provides the output clock signal at the intermediate level during the second operating mode.

20. (Original) The clock generator of claim 19, the driver further comprising at least one transistor of a first type associated with the first input of the driver and at least one transistor of a second type associated with the second input of the driver, the relative characteristics corresponding to the relative strengths of the at least one transistor of the first type and the at least transistor of the second type.

21. (Currently Amended) The clock generator of claim 16, the waveform controller further comprising circuitry and the driver further comprising circuitry, at least a portion of the waveform controller circuitry cooperating with at least a portion of the driver circuitry to form a voltage divider during the second operating mode in which a node of the voltage divider provides the output clock signal at the intermediate level during the second operating mode.

22. (Original) The clock generator of claim 21, the circuitry of the waveform controller temporarily diode connects at least one device of the driver, which diode-connected device of the driver forms part of the voltage divider.

23. (Original) The clock generator of claim 16, the output clock signal self-biases to the intermediate level during the second operating mode based on relative characteristics of at least some components that form the driver.

24. (Original) The clock generator of claim 16, further comprising a delay network associated with the waveform controller to control a duration for which the output clock signal is at the intermediate level during the second operating mode.

25. (Original) The clock generator of claim 16, further comprising a precharge device that charges an associated node based on the output signal provided by the driver, the precharge device partially conducts according to the intermediate level of the output signal during the second operating mode, thereby operating as a supplemental keeper to precharge the associated node during the second operating mode.

26. (Original) An integrated circuit comprising:
the clock generator of claim 16; and
at least one circuit driven by the output signal from the driver of the clock generator.

27. (Original) The integrated circuit of claim 26, the at least one circuit further comprising a precharge device that provides a charge at an associated node based on the output signal, the second operating mode corresponds to a noise reduction mode in which the precharge device partially conducts in response to the driver providing the output signal at the intermediate level, whereby evaluation of the at least one circuit during the noise reduction mode is facilitated.

28. (Currently Amended) A system for providing a temporary reduced output, comprising:

means for providing a control signal that periodically transitions between normally high and low levels during a normal operating mode; and

means for, during an operating mode that is different from the normal operating mode, controlling the means for providing to temporarily modify the control signal to an intermediate level during a transition of the control signal between the normally high and low levels, the intermediate level being that is between the normally high and low levels during an the operating mode that is different from the normal operating mode.

29. (Original) The system of claim 28, further comprising means for providing a clock signal for driving associated circuitry based on the control signal

30. (Currently Amended) The system of claim 29, further comprising means for providing the clock output signal at an intermediate level that self-biases between ~~the~~ normal high and low levels according to process variations in the system.

31. (Original) The system of claim 29, further comprising means for supplying a charge to a node of associated circuitry based on the output signal, the means for supplying provides a supplemental charge to the node for a duration that is commensurate with a duration that the output signal is provided at the intermediate level, whereby evaluation of the associated circuitry is facilitated.

32. (Original) The system of claim 28, further comprising means for controlling a duration for which the control signal is provided at the intermediate level.

33. (Currently Amended) A method for temporarily modifying an output signal, comprising:

providing a control signal that transitions between the normally high and low levels during a normal operating mode;

implementing a delay to temporarily adjusting the control signal to an intermediate level during a transition between the normally high and low levels during a second operating mode; and

selecting one of the normal operating mode and the second operating mode to control waveform characteristics of the control signal based on the selected operating mode.

34. (Original) The method of claim 33, further comprising controlling at least one of a duration and amplitude of the control signal when adjusted to the intermediate level during the second operating mode.